Abstract: This paper presents a 26-32GHz 6-bit differential attenuator in 40nm CMOS process. This attenuator adopts an optimized cascade scheme that incorporates simplified T-type (ST-type), T-type ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results